Evolution of CAD tools towards third generation custom VLSI design
Rev. Phys. Appl. (Paris), 22 1 (1987) 31-45
Article cité par
La fonctionnalité Article cité par… liste les citations d'un article. Ces citations proviennent de la base de données des articles de EDP Sciences, ainsi que des bases de données d'autres éditeurs participant au programme CrossRef Cited-by Linking Program. Vous pouvez définir une alerte courriel pour être prévenu de la parution d'un nouvel article citant " cet article (voir sur la page du résumé de l'article le menu à droite).
Article cité :
Citations de cet article :
1 351 (1994)
https://doi.org/10.1109/MWSCAS.1994.519255
A VLSI synthesis tool for complementary output delta modulation FIR filters
S.L. Horianopoulos, D.E. Metafas, C.E. Goutis and T. DeliyannisMicroprocessing and Microprogramming 34 (1-5) 139 (1992)
https://doi.org/10.1016/0165-6074(92)90120-V
P8 (1991)
https://doi.org/10.1109/ASIC.1991.242931
VLSI integrated circuit design representation in an object-oriented CAD environment
Wlodzimiers Wrona and Adam PawlakMicroprocessing and Microprogramming 32 (1-5) 85 (1991)
https://doi.org/10.1016/0165-6074(91)90328-Q
Computer Hardware Description Languages and their Applications
Catia M. ANGELO, Luc CLAESEN and Hugo DE MANComputer Hardware Description Languages and their Applications 63 (1991)
https://doi.org/10.1016/B978-0-444-89208-9.50008-9
Application-specific architectural methodologies for high-throughput digital signal and image processing
F. Catthoor and H.J. De ManIEEE Transactions on Acoustics, Speech, and Signal Processing 38 (2) 339 (1990)
https://doi.org/10.1109/29.103069
Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms
H. De Man, F. Catthoor, G. Goossens, et al.Proceedings of the IEEE 78 (2) 319 (1990)
https://doi.org/10.1109/5.52215
Advanced Information Processing
Sabine MärzAdvanced Information Processing 288 (1990)
https://doi.org/10.1007/978-3-642-93464-3_24
62 (1990)
https://doi.org/10.1109/EDAC.1990.136621
1174 (1989)
https://doi.org/10.1109/ISCAS.1989.100562
Explicit formulation of delays in CMOS data paths
D. Deschacht, M. Robert and D. AuvergneIEEE Journal of Solid-State Circuits 23 (5) 1257 (1988)
https://doi.org/10.1109/4.5953
CAMELEON: a process-tolerant symbolic layout system
K. Croes, H.J. De Man and P. SixIEEE Journal of Solid-State Circuits 23 (3) 705 (1988)
https://doi.org/10.1109/4.309
Design of a process-tolerant cell library for regular structures using symbolic layout and hierarchical compaction
L. Rijnders, P. Six and H.J. De ManIEEE Journal of Solid-State Circuits 23 (3) 714 (1988)
https://doi.org/10.1109/4.310
14.7/1 (1988)
https://doi.org/10.1109/CICC.1988.20869
Architectural strategies for an application-specific synchronous multiprocessor environment
F. Catthoor, J. Rabaey, G. Goossens, et al.IEEE Transactions on Acoustics, Speech, and Signal Processing 36 (2) 265 (1988)
https://doi.org/10.1109/29.1518
730 (1986)
https://doi.org/10.1109/DAC.1986.1586171